Nxp-semiconductors P89LPC9321 UM10310 Uživatelský manuál Strana 86
- Strana / 139
- Tabulka s obsahem
- KNIHY
Hodnocené. / 5. Na základě hodnocení zákazníků
UM10310 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2010. All rights reserved.
User manual Rev. 2 — 1 November 2010 86 of 139
NXP Semiconductors
UM10310
P89LPC9321 User manual
Table 78. SPI Control register (SPCTL - address E2h) bit description
Bit Symbol Description
0 SPR0 SPI Clock Rate Select
SPR1, SPR0:
00 —
CCLK
⁄
4
01 —
CCLK
⁄
16
10 —
CCLK
⁄
64
11 —
CCLK
⁄
128
1 SPR1
2 CPHA SPI Clock PHAse select (see Figure 42 to Figure 45):
1 — Data is driven on the leading edge of SPICLK, and is sampled on the trailing
edge.
0 — Data is driven when SS
is low (SSIG = 0) and changes on the trailing edge of
SPICLK, and is sampled on the leading edge. (Note: If SSIG = 1, the operation is
not defined.
3 CPOL SPI Clock POLarity (see Figure 42
to Figure 45):
1 — SPICLK is high when idle. The leading edge of SPICLK is the falling edge and
the trailing edge is the rising edge.
0 — SPICLK is low when idle. The leading edge of SPICLK is the rising edge and
the trailing edge is the falling edge.
4 MSTR Master/Slave mode Select (see Table 82).
5 DORD SPI Data ORDer.
1 — The LSB of the data word is transmitted first.
0 — The MSB of the data word is transmitted first.
6 SPEN SPI Enable.
1 — The SPI is enabled.
0 — The SPI is disabled and all SPI pins will be port pins.
7 SSIG SS IGnore.
1 — MSTR (bit 4) decides whether the device is a master or slave.
0 — The SS
pin decides whether the device is master or slave. The SS pin can be
used as a port pin (see Table 82
).
Table 79. SPI Status register (SPSTAT - address E1h) bit allocation
Bit 7 6 5 4 3 2 1 0
SymbolSPIFWCOL------
Reset00xxxxxx
Table 80. SPI Status register (SPSTAT - address E1h) bit description
Bit Symbol Description
0:5 - reserved
6 WCOL SPI Write Collision Flag. The WCOL bit is set if the SPI data register, SPDAT, is
written during a data transfer (see Section 12.5 “
Write collision”). The WCOL flag
is cleared in software by writing a logic 1 to this bit.
7 SPIF SPI Transfer Completion Flag. When a serial transfer finishes, the SPIF bit is set
and an interrupt is generated if both the ESPI (IEN1.3) bit and the EA bit are set. If
SS
is an input and is driven low when SPI is in master mode, and SSIG = 0, this bit
will also be set (see Section 12.4 “
Mode change on SS”). The SPIF flag is cleared
in software by writing a logic 1 to this bit.
- P89LPC9321 User manual 1
- Contact information 2
- 1. Introduction 3
- 1.2 Pin description 5
- 1.3 Functional diagram 8
- 1.4 Block diagram 9
- NXP Semiconductors 10
- 1.6 Memory organization 20
- 2. Clocks 21
- 2.4 Clock output 22
- 3. Interrupts 25
- 4. I/O ports 28
- 4.1 Port configurations 29
- 4.4 Input-only configuration 31
- 4.7 Additional port features 32
- 5.1 Brownout detection 33
- 5.2 Power-on detection 34
- 5.3 Power reduction modes 34
- 6. Reset 37
- 6.1 Reset vector 38
- 7. Timers 0 and 1 39
- 7.1 Mode 0 40
- 7.2 Mode 1 40
- 002aae091 44
- 8.2 Changing RTCS1/RTCS0 45
- 9.3 Basic timer operation 48
- 9.4 Output compare 50
- 9.5 Input capture 52
- 9.6 PWM operation 52
- 002aaa893 53
- 002aaa894 53
- 9.7 Alternating output mode 54
- 9.9 HALT 55
- 9.10 PLL operation 55
- 10. UART 59
- 10.4 Mode 3 60
- 10.5 SFR space 60
- 10.8 Framing error 61
- 10.9 Break detect 61
- 10.10 More about UART Mode 0 63
- 002aaa925 64
- 002aaa926 65
- 002aaa927 65
- 10.14 Break detect 66
- 10.15 Double buffering 66
- C interface 70
- C data register 71
- C slave address register 71
- C control register 72
- C Status register 73
- C operation modes 74
- 002aaa900 85
- 12.1 Configuring the SPI 88
- 12.4 Mode change on SS 89
- 12.5 Write collision 90
- 12.6 Data mode 90
- 13. Analog comparators 94
- 13.3 Comparator input pins 96
- 13.4 Comparator interrupt 96
- 14. Keypad interrupt (KBI) 100
- 15. Watchdog timer (WDT) 101
- 002aae092 102
- 5 PRE+() 103
- 15.3 Watchdog clock source 105
- 16. Additional features 107
- 16.2 Dual Data Pointers 108
- 16.1 Software reset 108
- 17. Data EEPROM 109
- 17.1 Data EEPROM read 110
- 17.2 Data EEPROM write 110
- 17.3 Hardware reset 111
- 17.6 Data EEPROM Row Fill 111
- 18. Flash memory 112
- 18.7 Boot ROM 117
- 18.13 IAP authorization key 122
- 18.14 Flash write enable 122
- 18.16 IAP error status 123
- 18.18 User security bytes 128
- 18.19 Boot Vector register 129
- 18.20 Boot status register 129
- 19. Instruction set 131
- 20. Legal information 134
- 21. Tables 135
- 22. Figures 137
- 23. Contents 138
Související produkty a manuály pro Hardware Nxp-semiconductors P89LPC9321 UM10310
(18 stránky)© 2020, manymanuals.cz. Všechna práva vyhrazena. | 0.172 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Komentáře k této Příručce